New developments of an LLRF control system for superconducting cavities at IPNO

LLRF13 Workshop / Lake Tahoe, USA /Oct 1-4, 2013



C. JOLY, S. BERTHELOT, J.L. BIARROTTE, N. GANDOLFO, J. LESREL, H. N'DONGO, C. OZIOL, F. SALOMON, J-F. YANICHE



Bandwidth

Attenuator

Phase Shifter

Limiting Amplifie

Max Output level

40 MHz

63.5 dB by 0.25dB step,

low phase variations

low phase variations

360° by 1° step

60 dB of range,


4.5 dBm

Institut de Physique Nucléaire (UMR 8608)- CNRS/ IN2P3-Université Paris-Sud, Orsay, France




I.MARTIN, A. NEVADO, A. MORAL

ADEX - 28031Madrid - Spain



Within the framework of the current research programs on High Intensity Proton Accelerators, a first collaboration with the CNRS/LPNHE Lab has given one PXI's version of a Low Level Radio Frequency Digital system used for our R&D on superconducting cavities. Today a new development of an LLRF digital system is in progress at IPN Orsay, around an in-house mother board with a FPGA and an ARM processor with a LINUX OS and EPICS IOC. All sub-systems needed for operating on accelerator are also in progress in the framework of several projects at IPNO, as the Cold Tuning System digital controller developed with ADEX© (MAX project), the analogue Self Exciting Loop for RFQ (MYRRHA project) and the interlock system including multipactor detection and measurements (SPARE project). Our goals are also to use atypical technologies as ETHERNET for the communication and supply link (PoE) for example. This poster focuses on the global developments: details of each sub-system with the associated project, the main options which will be implemented and the schedule.



Theory of operation:

1- An ADC & DAC control board acquires the phase error signal of the cavity

Serial interface to

host computer

→ Analog I/O distribution

→ Data acquisition & supervision

Output analog signal to high

2- Information is sent from a dsPIC to the DE0 board for digital filtering and returns the result to the main controller 3- Main controller (Delfino) receives and processes the digital filtered signal and returns the output signal to the DACs of the Control board via the DE0 board.

This work is being supported by the European Atomic Energy Community's (EURATOM) Seventh

Framework Programme under grant agreement n°269565 (MAX project).

All the presented systems is in progress (test or realization) within the framework of various projects of the laboratory. Our objective is to obtain in 2014 a first operational version of all these systems allowing us to comprehend the major part of the associated themes, to compare solutions for multipactor detection, power supply etc...

The down converter system, necessary for the digitalization of the RF signals is added to RF switch as well as a modulator IQ, used

as actuator for the regulation. The Self Exciting Loop was recently validated on PCB with the optional implementation of an actuator.

The following stage will consist in associating them to obtain according to the need an analog or digital system, with or without

Amplifier

S.E.L. This systems can be realized with frequencies between 88 MHz and 352MHz easily.

AON

Self Exciting Loop

Amplifier

S.E.L Phase